8000 Extracting design information via API · Issue #108 · PyHDI/Pyverilog · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content

Extracting design information via API #108

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service 7876 and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Open
svenka3 opened this issue Aug 4, 2022 · 0 comments
Open

Extracting design information via API #108

svenka3 opened this issue Aug 4, 2022 · 0 comments

Comments

@svenka3
Copy link
svenka3 commented Aug 4, 2022

I like the examples provided such as parser, dataflow etc. Thanks a lot for doing this great work!

Say I want to use PyVerilog to query design information such as:

  1. ports
  2. All net names
  3. All escaped identifiers etc.

How do I approach? I looked at SignalAnalyze, visit_ports etc. but not clear on what the node argument and how to pass it. Any inputs please
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@svenka3
0