8000 Issues · chipsalliance/Caliptra · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content

Issues: chipsalliance/Caliptra

Beta
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

42 Open 94 Closed
42 Open 94 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Documentation Fix for Passive Mode Device manufacturing identity flow
#347 opened May 7, 2025 by amullick007
RISCV_core/veer_el2 version needs to be upgraded to latest as JTAG IDCODE is missing from JTAG address space
#346 opened May 6, 2025 by kavithaguntakamodem
DebugLocked->DebugUnlocked flow does not qualify that it is a SS only feature documentation Improvements or additions to documentation
#338 8000 opened Apr 18, 2025 by jlmahowa-amd
Provisioning IDevID during manufacturing
#337 opened Apr 18, 2025 by rstrongMCT
SoC Manifest SVN
#336 opened Apr 16, 2025 by rstrongMCT
@mhatrevi
Caliptra Fuse Map Table in the Main Specification needs correction
#332 opened Apr 11, 2025 by nsumsft
Methods to submit firmware and configurations
#330 opened Apr 11, 2025 by rioone2023
Stream Data from SoC/MCU SRAM to SHA Acc - through AXI
#324 opened Apr 10, 2025 by RaunakGu
2
Streaming boot fails-then?
#323 opened Apr 10, 2025 by RaunakGu
Caliptra fatal error handling question Further information is requested
#320 opened Apr 8, 2025 by rstrongMCT
@bharatpillilli
Complete merging editorial suggestions to Trademark policy documentation Improvements or additions to documentation
#319 opened Apr 4, 2025 by andreslagarcavilla
[LOCK Spec] Opens from initial 0.8 commit OCP L.O.C.K.
#296 opened Mar 19, 2025 by bluegate010
@bluegate010
Documentation needed on signing steps documentation Improvements or additions to documentation Rev 2.0
#284 opened Mar 6, 2025 by nquarton
Clarification on "External-TRNG REQ HW API" steps question Further information is requested
#281 opened Mar 5, 2025 by jchanga
@bharatpillilli @calebofearth
Meaning of "Integrity" in the fuse partition table
#274 opened Feb 24, 2025 by jchanga
Suggestion on Fuse Macro Management?
#273 opened Feb 21, 2025 by jchanga
Recovery timeouts?
#270 opened Feb 13, 2025 by rstrongMCT
3
SS Support for Hitless Updates
#269 opened Feb 11, 2025 by rstrongMCT
No standard protocol/api definition provided by Caliptra for in-field eFuse programming.
#267 opened Feb 7, 2025 by rstrongMCT
4
Caliptra SS integration questions question Further information is requested
#265 opened Feb 5, 2025 by jchanga
@bharatpillilli @calebofearth
64-bit core option? enhancement New feature or request
#264 opened Feb 5, 2025 by solomatnikov
@solomatnikov
5
Streaming Boot - p2
#261 opened Jan 23, 2025 by rstrongMCT
Doc update: MCU SRAM protection during hitless flow documentation Improvements or additions to documentation
#258 opened Jan 13, 2025 by clayton8
@bharatpillilli
Streaming Boot policy, FW encryption and FW download
#257 opened Jan 9, 2025 by rstrongMCT
Caliptra 2.x Core Questions
#255 opened Dec 18, 2024 by jchanga
1
ProTip! Follow long discussions with comments:>50.
0