This is a verification project. We are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed by "Dinesh in Opencores.org".
forked from yvnr4you/SDRAM-Verification
-
Notifications
You must be signed in to change notification settings - Fork 0
MonetRX19/SDRAM-Verification
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed by Dinesh in Opencores.org
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- Verilog 91.2%
- SystemVerilog 8.4%
- Other 0.4%