Popular repositories Loading
-
scr1
scr1 PublicForked from syntacore/scr1
SCR1 is a high-quality open-source RISC-V MCU core in Verilog
SystemVerilog
-
-
py_DataAnalysis
py_DataAnalysis PublicДомашние задания по курсу Python для анализа данных
Jupyter Notebook
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.