8000 Bill-Weng / Starred · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
View Bill-Weng's full-sized avatar

Block or report Bill-Weng

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

A complete computer science study plan to become a software engineer.

322,500 79,567 Updated Dec 5, 2024

📚 Freely available programming books

Python 362,622 63,728 Updated Jun 28, 2025

Verilog AXI components for FPGA implementation

Verilog 1,763 491 Updated Feb 27, 2025

Verilog Ethernet components for FPGA implementation

Verilog 2,624 775 Updated Feb 27, 2025

The Ultra-Low Power RISC-V Core

Verilog 1,541 378 Updated Oct 9, 2024

Hardware design files for the CANtact tool

KiCad Layout 389 121 Updated Nov 8, 2021

Example of Multiboot and fallback using a FPGA

VHDL 3 1 Updated May 7, 2019

Hardware design files for the CANtact Pro

73 25 Updated Aug 20, 2020

翻墙-科学上网、自由上网、免费科学上网、免费翻墙、fanqiang、油管youtube/视频下载、软件、VPN、一键翻墙浏览器,vps一键搭建翻墙服务器脚本/教程,免费shadowsocks/ss/ssr/v2ray/goflyway账号/节点,翻墙梯子,电脑、手机、iOS、安卓、windows、Mac、Linux、路由器翻墙、科学上网、youtube视频下载、youtube油管镜像/免翻墙…

Python 65,087 10,124 Updated Jul 11, 2025

Must-have verilog systemverilog modules

Verilog 1,806 406 Updated Apr 8, 2025

The MyHDL development repository

Python 1,086 252 Updated Apr 10, 2025

A collection of MyHDL cores and tools for complex digital circuit design

Python 86 35 Updated Dec 23, 2018
0