8000 Cuizhenzhen (崔震) · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
View Cuizhenzhen's full-sized avatar
4 followers · 77 following
  • 3peak
  • Tianjin

Block or report Cuizhenzhen

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. SystemVerilog_CalC SystemVerilog_CalC Public

    Forked from dhaivat7/SystemVerilog_CalC

    FSM design in Verilog and Verification of Calculator using SystemVerilog

    SystemVerilog

  2. common_cells common_cells Public

    Forked from pulp-platform/common_cells

    Common SystemVerilog components

    SystemVerilog

  3. coremark coremark Public

    Forked from eembc/coremark

    CoreMark® is an industry-standard benchmark that measures the performance of central processing units (CPU) and embedded microcrontrollers (MCU).

    C

  4. ring_oscilator ring_oscilator Public

    Forked from farshad112/ring_oscilator

    Parameterized Ring Oscillator and Testbench. The design is written in Verilog and testbench is developed in SystemVerilog.

    SystemVerilog

0