- 🔭 I’m currently pursuing a B.Tech degree in Electronics and Communication Engineering from RGUKT IIIT Srikakulam.
- 🌱 I’m currently learning about VLSI design Advanced Protocols like PCIE, Ethernet, USB, RISC V and DDR
- 👯 I’m looking to collaborate on innovative projects related to VLSI design(RTL, DV ), AMBA Protocols, Communication Protocols.
- 🤔 I’m looking for help with real-world applications of my skills and internship/JOB opportunities in the VLSI Semoconductor field.
- 💬 Ask me about VLSI design, RTL Design or any projects related to VLSI Front-end DV role.
- 📫 How to reach me: sriramyak2912@gmail.com
- 😄 Pronouns: She/her
- ⚡ Fun fact: I enjoy coding in Verilog and have a passion for solving complex problems!
Popular repositories Loading
-
Verilog-RTL-Coding
Verilog-RTL-Coding Public"Mastering RTL-Coding : From Fundamentals to Advanced Programming Techniques using Verilog,System Verilog and UVM"
Verilog 5
-
Btech_Projects
Btech_Projects PublicI've delved into leveraging my academic prowess to drive projects that contribute to my career advancement.
Verilog 1
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.