Lists (1)
Stars
Copilot Chat extension for VS Code
Master programming by recreating your favorite technologies from scratch.
easyformal / Formal-Verification-of-an-AHB2APB-Bridge
Forked from Ghonimo/Formal-Verification-of-an-AHB2APB-BridgeAssertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation including a final report and project progression presentation.
lowRISC / TestRIG
Forked from CTSRD-CHERI/TestRIGTesting processors with Random Instruction Generation
OpenTitan: Open source silicon root of trust
This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.
This is the repository for the IEEE version of the book
SystemVerilog compiler and language services
Contains UVM example from Ray salemi authored book
分享 GitHub 上有趣、入门级的开源项目。Share interesting, entry-level open source projects on GitHub.
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
Test suite designed to check compliance with the SystemVerilog standard.
chipsalliance / verilator
Forked from verilator/verilatorVerilator open-source SystemVerilog simulator and lint system
An unofficial cuda assembler, for all generations of SASS, hopefully ：）
Nvidia Instruction Set Specification Generator
Random instruction generator for RISC-V processor verification
Implement a ChatGPT-like LLM in PyTorch from scratch, step by step
A minimal GPU design in Verilog to learn how GPUs work from the ground up
Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2