8000 Trumdo / Starred · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
View Trumdo's full-sized avatar

Block or report Trumdo

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

NUT2NT+ hardware and gateware sources

Verilog 23 16 Updated Apr 27, 2020

Talk to ChatGPT AI using your voice and listen to its answers through a voice

JavaScript 1,948 330 Updated May 19, 2024

Datasets and code for the paper entitled "A Multi-Channel Software Decoder for the LoRa Modulation Scheme".

Python 12 Updated Dec 22, 2017

GNU Radio blocks for receiving LoRa modulated radio messages using SDR

C++ 585 122 Updated Aug 18, 2022

DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8

VHDL 15 3 Updated May 29, 2022

2014 Book matter Digital Signal Processing WithFie

Verilog 2 Updated Mar 30, 2021

HDL libraries and projects

Verilog 1,646 1,564 Updated May 20, 2025

Must-have verilog systemverilog modules

Verilog 1,774 402 Updated Apr 8, 2025

A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. This layer takes input from a memory. A MATLAB script was creat…

Verilog 18 6 Updated Mar 5, 2018

使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用

Verilog 553 112 Updated Jun 18, 2018

CNN acceleration on virtex-7 FPGA with verilog HDL

Verilog 446 138 Updated Feb 27, 2018

A convolutional neural network implemented in hardware (verilog)

Verilog 157 83 Updated Sep 7, 2017

Quantized Neural Networks (QNNs) on PYNQ

Jupyter Notebook 688 306 Updated Jan 4, 2022

Python Productivity for ZYNQ

Jupyter Notebook 2,133 834 Updated Apr 29, 2025

FPGA

VHDL 4 Updated Aug 1, 2020

RTL Verilog library for various DSP modules

Verilog 88 31 Updated Feb 17, 2022

This small project implementation uses FPGA (Development Board Model: AC606) and high-speed ADC module to achieve multi-channel ADC data sampling and output data using parallel port. I will then up…

Verilog 2 1 Updated Feb 14, 2019
0