8000 Add embedded (FPGA-side) work scheduler for VRT · Issue #17 · Xilinx/SLASH · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content

Add embedded (FPGA-side) work scheduler for VRT #17

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Open
quetric opened this issue May 14, 2025 · 0 comments
Open

Add embedded (FPGA-side) work scheduler for VRT #17

quetric opened this issue May 14, 2025 · 0 comments

Comments

@quetric
Copy link
Collaborator
quetric commented May 14, 2025

We currently schedule from the host and poll for completion, which is not scalable to small kernels (short execution) or large numbers of kernels. We need to implement a FPGA-side work scheduler and a work queueing mechanism. The scheduler should be designed to be as close as possible to HSA concepts (for future potential porting to HSA) and implement dependency trees without host intervention (chaining in XRT/ERT terminology)
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@quetric
0