8000 Issues · Xilinx/SLASH · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content

Issues: Xilinx/SLASH

Beta
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

20 Open 0 Closed
20 Open 0 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Add tcl integration in linker.
#20 opened May 16, 2025 by hpc-aulmamei
Dataflow graph export from linker enhancement New feature or request
#19 opened May 16, 2025 by hpc-aulmamei
Set up CI
#18 opened May 15, 2025 by quetric
@quetric @hpc-aulmamei
1
Add embedded (FPGA-side) work scheduler for VRT
#17 opened May 14, 2025 by quetric
Increase the number of PL AXI-MM ports into the NOC enhancement New feature or request
#16 opened May 14, 2025 by quetric
Performance validation example enhancement New feature or request
#15 opened May 14, 2025 by quetric
Simulation/Emulation for networked user designs enhancement New feature or request
#14 opened May 14, 2025 by quetric
@hpc-aulmamei
Add DFX sub-regions enhancement New feature or request
#13 opened May 14, 2025 by quetric
Enable linker to inject TCL enhancement New feature or request
#12 opened May 14, 2025 by quetric
@hpc-aulmamei
Vivado/HDL kernel linking enhancement New feature or request
#11 opened May 14, 2025 by quetric
Add network ports 1 and 3 enhancement New feature or request
#10 opened May 14, 2025 by quetric
@mariodruiz
Add example of UDP network stack offload on top of DCMACs enhancement New feature or request
#9 opened May 14, 2025 by quetric
Control QDMA via VRT driver enhancement New feature or request
#8 opened May 14, 2025 by quetric
Fine grained clock domains enhancement New feature or request
#7 opened May 14, 2025 by quetric
Refactor linker code
#6 opened May 14, 2025 by quetric
@hpc-aulmamei
AXI Firewalls enhancement New feature or request
#5 opened May 14, 2025 by quetric
@hpc-aulmamei
Contribution guidelines documentation Improvements or additions to documentation
#4 opened May 14, 2025 by quetric
@quetric
ReadTheDocs page documentation Improvements or additions to documentation
#3 opened May 14, 2025 by quetric
@quetric @hpc-aulmamei
Automation to create base PDI
#2 opened May 14, 2025 by quetric
@hpc-aulmamei
DCMAC integration
#1 opened May 14, 2025 by quetric
@mariodruiz @hpc-aulmamei
ProTip! What’s not been updated in a month: updated:<2025-04-17.
0