You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
File "/home/corsi/.local/lib/python3.10/site-packages/myhdl/conversion/_analyze.py", line 299, in visit_Call
self.raiseError(node, _error.NotSupported, "extra positional arguments")
File "/home/corsi/.local/lib/python3.10/site-packages/myhdl/conversion/_misc.py", line 148, in raiseError
raise ConversionError(kind, msg, info)
myhdl.ConversionError: in file /home/corsi/work/ElementosBCC/MyHDL/z01/c-ula/modulos.py, line 48:
Not supported: extra positional arguments
The text was updated successfully, but these errors were encountered:
You found out the right way to use ConcatSignal(). The simulation of the original description works fine as it simply creates a new ConcatSignal at every run of the @always_comb generator.
In theory one could expect that the convertor be able to handle it, but it is incompatible with the current flow of the conversion process. A possible option could be to expand concat() to handle a list of Signals; then you could write:
Uh oh!
There was an error while loading. Please reload this page.
On simulation
ConcatSignal
requires more than one argument 1 but it gives a error when converting to vhdl/verilog.System information
Test Modules:
Simulation works fine:
Converting to vhdl gives an error
The text was updated successfully, but these errors were encountered: