8000 magotantw / Starred · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
View magotantw's full-sized avatar

Block or report magotantw

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目

1 Updated May 15, 2022

利用ZYNQ7020实现SAR数据采集系统,其中包含硬件设计代码、上位机、测试程序。

VHDL 12 3 Updated Feb 27, 2025

通过ZYNQ搭建了数据写DDR和网口上传的demo,目前实现了串口控制,支持串口、网口上传,项目中实现上位机手动触发写DDR和上传,实现简单便于二次开发。

VHDL 4 Updated Sep 18, 2024

An MCP-based chatbot | 一个基于MCP的聊天机器人

C++ 16,457 3,177 Updated Jul 10, 2025

该项目致力于实现 FPGA 设备的远程网络固件升级。基于 ALINX 为 ZYNQ 提供的固件固化例程进行开发,成功实现了远程升级功能,还对升级过程中的各个阶段进行了耗时测试。为了保障数据的准确性,在固件写入 Flash 之前,实施了 CRC 校验机制。

C 6 3 Updated Aug 26, 2024

从上位机采用UART或以太网将位流文件烧写到片外Flash中,利用Xilinx FPGA的Multiboot特性,进行OTA(over the air)在线升级。如升级失败,可以回到原来的位流文件。

Verilog 7 1 Updated Dec 7, 2023

雷达信号分选任务是对雷达脉冲序列进行K-means聚类,以判定每个脉冲的所属雷达 1、对 2GHz 以内的信号进行多项滤波,以确定信号的中心频带 2、构建分选数据集,对场景中雷达脉冲序列信号进行仿真,并通过UDP传至开发处理 3、基于C++实现K-means算法并部署到ZYNQ开发板上 4、对K-means算法的进行改进,提出的APG优化算法在更少的迭代次数内收敛 该项目成功实现了雷达信号分…

VHDL 20 1 Updated Aug 17, 2023

FMCW Radar verilog project

Verilog 32 11 Updated Jun 15, 2020

A two ADCs HF/50MHz direct sampling SDR transceiver with OpenHPSDR v2 compatible protocol.

HTML 20 6 Updated Apr 28, 2024

10G Ethernet implementation with JTAG debug option with Verilog, tested on Altera Arria V

Verilog 3 Updated Aug 10, 2017
Verilog 12 1 Updated Aug 25, 2022

Implementation of tappped delay line TDC on FPGA

Verilog 13 3 Updated Dec 28, 2022

A Time to Digital Converter designed for Xilinx 7-Series FPGAs

VHDL 28 9 Updated Jan 21, 2021

Project: Precise Measure of time delays in FPGA

Verilog 30 13 Updated Aug 3, 2017

FPGA based 30ps RMS TDCs

VHDL 84 26 Updated Mar 18, 2018
0