8000 mariamelsahharr (mariam elsahhar) · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
View mariamelsahharr's full-sized avatar
🎧
🎧

Highlights

  • Pro

Organizations

@UWOrbital

Block or report mariamelsahharr

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
mariamelsahharr/README.md

hey, i'm mariam :)

computer engineering student @uWaterloo. interested in ic design, fpgas, and embedded systems.

prev @ untether ai doing asic design verification, hardware lead @watonomous, and rtl design @watai. outside of work, i'm normally building or learning - currently researching reconfigurable fpga archirecture, and learning about analog ic design.

when i'm not working, you'll find me making playlists, exploring cities, writing, or swimming.

you can reach me by email: mariam.elsahhar@uwaterloo.ca, or linkedin

Pinned Loading

  1. FFT-engine-ece298a FFT-engine-ece298a Public

    Verilog

  2. synch-counter-8bit synch-counter-8bit Public

    8-bit programmable, synchronous counter with tri-state outputs

    Verilog

  3. Madhav-Malhotra/ml-accelerator-dataflows Madhav-Malhotra/ml-accelerator-dataflows Public

    RTL code and testbenches for a toy ML accelerator comparing dataflows

    Python 1 1

  4. Madhav-Malhotra/tt09-8-bit-cpu Madhav-Malhotra/tt09-8-bit-cpu Public

    TinyTapeout Submission wth Ben Eater's 8-bit CPU design

    Verilog

0