8000 mschlaegl (Manfred Schlägl) / Starred · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
View mschlaegl's full-sized avatar

Block or report mschlaegl

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core

C 426 149 Updated May 22, 2025

A floating point library for instruction set simulators

C++ 6 Updated Mar 14, 2025

DOOM Open Source Release

C++ 16,119 2,728 Updated May 24, 2024

DOOM Open Source Release

C 28 3 Updated Jun 9, 2016

fbDOOM

C 151 24 Updated Feb 6, 2025

fbDOOM with RISC-V Vector optimizations

C 15 1 Updated Aug 30, 2023

Quick-to-create and easy-to-use platform for experimentation with Linux on the open-source SystemC RISC-V based virtual prototype GUI-VP

Makefile 9 1 Updated Apr 24, 2025
Python 4 1 Updated Oct 17, 2024

RISC-V Full System Simulator based on py4hw

C++ 5 2 Updated May 15, 2025

Translate RISC-V Vector Assembly from v1.0 to v0.7

Python 33 9 Updated Aug 21, 2024

RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute for Complex Systems, Johannes Kepler University, Linz.

C++ 36 10 Updated May 9, 2025

spike-vp

C++ 11 5 Updated Feb 5, 2024

A RISC-V RV32 model ready for SMT program synthesis.

C 10 1 Updated Jun 23, 2021

RISC-V instruction set simulator built for education

JavaScript 5 1 Updated Apr 11, 2022

A RISC-V VP with SUBLEQ microcode

Assembly 10 1 Updated Sep 29, 2022

Fuzzing for SpinalHDL

Scala 16 Updated Oct 10, 2022

GUI-VP is a greatly extended and improved open-source RISC-V VP that enables the simulation of interactive graphical Linux applications.

C++ 11 1 Updated Oct 30, 2023

Verification of RISC-V microcode based on SUBLEQ

Racket 10 1 Updated Dec 2, 2023
Jupyter Notebook 3 Updated Dec 10, 2019

Project page for "The Fuzzing Book"

Jupyter Notebook 1,170 240 Updated Apr 13, 2025

RVVRadar is a framework to support the programmer over the four major steps of development, verification, measurement and evaluation during the vectorization process of algorithms for the RISC-V Ve…

C 5 1 Updated Jan 16, 2025

GraalJS – A high-performance, ECMAScript compliant, and embeddable JavaScript runtime for Java

C++ 1,891 199 Updated May 24, 2025

Handle Fast Signal Traces (fst) in Python

C 3 Updated Oct 17, 2022

LIBPNG_RVV: Fork of offical LIBPNG (Portable Network Graphics support) with support for RISC-V Vector extension (RVV)

C 2 Updated Dec 16, 2021

A fork of the original libpng Portable Network Graphics library.

C 6 4 Updated Jul 28, 2022

RISC-V Virtual Prototype

C++ 169 50 Updated Dec 13, 2024

LIBPNG: Portable Network Graphics support, official libpng repository

C 1,413 687 Updated May 14, 2025

WAL enables programmable waveform analysis.

Python 151 21 Updated Feb 26, 2025

SERV - The SErial RISC-V CPU

Verilog 1,586 220 Updated May 16, 2025