8000 GitHub - adityasuman10/16-bit-RISC-Processor: Verilog code for a 16-bit RISC processor is presented. The RISC processor is designed based on its instruction set and Harvard-type data path structure. Then, the RISC processor is implemented in Verilog and verified using Xilinx ISIM.

More Web Proxy on the site http://driver.im/

adityasuman10 / 16-bit-RISC-Processor Public

Notifications You must be signed in to change notification settings
Fork 0
Star 5

Verilog code for a 16-bit RISC processor is presented. The RISC processor is designed based on its instruction set and Harvard-type data path structure. Then, the RISC processor is implemented in Verilog and verified using Xilinx ISIM.