My work is related to ASIC architectures and designs, reconfigurable SoC, embedded systems, and AI accelerators
Popular repositories Loading
-
scr1
scr1 PublicForked from syntacore/scr1
SCR1 is a high-quality open-source RISC-V MCU core in Verilog
SystemVerilog 1
-
verilog-axi
verilog-axi PublicForked from alexforencich/verilog-axi
Verilog AXI components for FPGA implementation
Verilog
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.