10000 aswaterman (Andrew Waterman) / Starred · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
View aswaterman's full-sized avatar

Organizations

@ucb-bar @riscv @sifive @freechipsproject @chipsalliance

Block or report aswaterman

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Original RISC-V 1.0 implementation. Not supported.

Verilog 41 14 Updated Oct 4, 2018

Play your favorite games in a borderless window; no more time consuming alt-tabs.

C# 5,958 555 Updated Aug 5, 2024

mold: A Modern Linker 🦠

C++ 15,438 506 Updated Jul 15, 2025

Spike, a RISC-V ISA Simulator

C 2,756 950 Updated Jul 8, 2025

RISC-V Instruction Set Manual

TeX 4,161 722 Updated Jul 15, 2025

Chisel: A Modern Hardware Design Language

Scala 4,341 632 Updated Jul 15, 2025

Flexible Intermediate Representation for RTL

Scala 747 181 Updated Aug 20, 2024

Source files for SiFive's Freedom platforms

Scala 1,125 285 Updated Jul 17, 2021

Rocket Chip Generator

Scala 3,496 1,174 Updated May 27, 2025
0