8000 asvetek (Aleš Svetek) / Starred · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
View asvetek's full-sized avatar

Block or report asvetek

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Visual Studio Code

TypeScript 172,536 32,600 Updated May 24, 2025

OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...

VHDL 240 68 Updated May 6, 2025

The best free and open-source automated time tracker. Cross-platform, extensible, privacy-focused.

Python 14,235 650 Updated Feb 11, 2025

🚀 Awesome list of open source applications for macOS. https://t.me/s/opensourcemacosapps

43,952 2,376 Updated Apr 26, 2025

The ultimate Vim configuration (vimrc)

Vim Script 31,254 7,306 Updated Oct 6, 2024

Tmux configuration, that supercharges your tmux to build cozy and cool terminal environment

Shell 2,216 512 Updated Jul 10, 2024

Configurable bash script to send incremental backups of your data to a local or remote target

Shell 260 75 Updated Jun 20, 2022

Gen 1 University of Wisconsin RPCsvc

C++ 1 4 Updated May 19, 2022

A huge VHDL library for FPGA and digital ASIC development

VHDL 384 71 Updated May 23, 2025

Flexible VHDL library

VHDL 184 45 Updated Jun 28, 2023

FPGA and Digital ASIC Build System

Tcl 74 36 Updated May 17, 2025

VUnit is a unit testing framework for VHDL/SystemVerilog

VHDL 775 274 Updated May 11, 2025

Machine learning on FPGAs using HLS

C++ 1,482 453 Updated May 5, 2025

Parallel Programming for FPGAs -- An open-source high-level synthesis book

TeX 831 150 Updated Jan 13, 2025

A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools

VHDL 40 19 Updated Jun 14, 2018

A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.

3 Updated May 9, 2018

UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of FPGA and ASIC – resulting also in significant quality improv…

VHDL 398 100 Updated May 11, 2025

An opinionated list of awesome Python frameworks, libraries, software and resources.

Python 244,418 25,705 Updated Aug 11, 2024

Useful set of library functions for VHDL

VHDL 4 Updated Nov 1, 2018

Useful set of library functions for VHDL

VHDL 47 14 Updated Nov 24, 2013
0