8000 brosenlof (Brad Rosenlof) / Starred · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
View brosenlof's full-sized avatar

Block or report brosenlof

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

SERV - The SErial RISC-V CPU

Verilog 1,596 219 Updated Jun 5, 2025

blazingly fast backends in zig

C 2,904 96 Updated Apr 22, 2025

Performance Optimizer Observation Platform

Zig 1,374 71 Updated Dec 2, 2024

Barebones RISC-V kernel template for Zig

Zig 50 2 Updated Jul 5, 2024

Modern embedded framework, using Rust and async.

Rust 6,917 1,066 Updated Jun 11, 2025

Real-Time Interrupt-driven Concurrency (RTIC) framework for ARM Cortex-M microcontrollers

Rust 2,003 225 Updated Jun 8, 2025
0