RISCV core
cd sim/verilog_testbench
make -f Makefile.verilator# Add breakpoint() in python
source script/cocotb_debug.sh
pytest
# In separate terminal (rlwrap optional)
rlwrap netcat localhost 4440
generated from chipsalliance/chisel-template
-
Notifications
You must be signed in to change notification settings - Fork 3
diegob94/copperv2
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|