8000 donggyukim (Donggyu Kim) / Starred · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
View donggyukim's full-sized avatar

Block or report donggyukim

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Contains the code examples from The UVM Primer Book sorted by chapters.

SystemVerilog 541 217 Updated Dec 24, 2021

A Just-In-Time Compiler for Verilog from VMware Research

C++ 445 44 Updated Jul 1, 2021

UCLID5: formal modeling, verification, and synthesis of computational systems

Scala 143 33 Updated Mar 24, 2025

Simple RISC-V 3-stage Pipeline in Chisel

Scala 577 118 Updated Aug 9, 2024

SCons - a software construction tool

Python 2,231 330 Updated Jun 1, 2025

scikit-learn: machine learning in Python

Python 62,219 25,889 Updated Jun 2, 2025

An integrated power, area, and timing modeling framework for multicore and manycore architectures

C++ 186 73 Updated Aug 8, 2020

An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model

C++ 463 146 Updated Jun 25, 2024

Vim syntax highlighting for Firrtl files

Vim Script 10 4 Updated Feb 14, 2019

A wrapper for the SPEC CPU2006 benchmark suite.

Shell 88 54 Updated May 6, 2021

Application notes for the F1 EC2 Instance

C++ 90 37 Updated Sep 14, 2021

Official repository of the AWS EC2 FPGA Hardware and Software Development Kit

SystemVerilog 1,568 523 Updated Jun 2, 2025

A simple utility for doing RISC-V HPM perf monitoring.

C++ 16 12 Updated May 8, 2017

Memory System Microbenchmarks

C 62 25 Updated Feb 9, 2023

Source files for SiFive's Freedom platforms

Scala 1,122 284 Updated Jul 17, 2021

Infrastructure for managing FPGA cluster via qsub.

Python 1 1 Updated Sep 15, 2017

This is a hacky tool for building a BBL+Linux+InitRAMFS image for RISC-V.

Python 10 4 Updated Nov 25, 2018

RISC-V Linux Port

C 608 213 Updated Apr 12, 2019

RISC-V Frontend Server

C 63 83 Updated Mar 31, 2019

Fuse-ext2 is a multi OS FUSE module to mount ext2, ext3 and ext4 file system devices and/or images with read write support.

C 834 127 Updated Jan 11, 2025

The official repository for the gem5 computer-system architecture simulator.

C++ 2,022 1,423 Updated Jun 2, 2025

educational microarchitectures for risc-v isa

Scala 714 158 Updated Mar 7, 2025

Rocket Chip Generator

Scala 3,455 1,169 Updated May 27, 2025
0