Some VHDL IPs for audio processing of an I2S audio stream.
Project made for the FPGA course at the ECAM Brussels Engineering School
TODO
Made with ❤️, lots of ☕️, and lack of 🛌
Published under CreativeCommons BY-SA 4.0
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.
