We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.
You must be logged in to block users.
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Scala based HDL
SoC based on VexRiscv and ICE40 UP5K
A FPGA friendly 32 bit RISC-V CPU implementation
Espressif Advanced Development Framework