8000 hanchenye (hanchenye) / Repositories · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
View hanchenye's full-sized avatar

Organizations

@llvm

Block or report hanchenye

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
  • llvm-project Public

    Forked from llvm/llvm-project

    The LLVM Project is a collection of modular and reusable compiler and toolchain technologies. Note: the repository does not accept github pull requests at this moment. Please submit your patches at…

    LLVM 1 Other Updated Jul 2, 2024
  • torch-mlir Public

    Forked from llvm/torch-mlir

    The Torch-MLIR project aims to provide first class support from the PyTorch ecosystem to the MLIR ecosystem.

    C++ Other Updated Nov 15, 2023
  • hcl-dialect Public

    A prototype of HCL MLIR dialect

    C++ Other Updated Jun 29, 2023
  • xls Public

    Forked from google/xls

    XLS: Accelerated HW Synthesis

    C++ Apache License 2.0 Updated Jun 5, 2023
  • Polygeist Public

    Forked from llvm/Polygeist
    C++ 1 3 Other Updated Dec 2, 2022
  • polyaie Public

    An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE

    C++ 15 3 Other Updated Aug 5, 2022
  • mlir-aie Public

    Forked from Xilinx/mlir-aie

    An MLIR-based toolchain for Xilinx Versal AIEngine-based devices.

    C++ 1 Other Updated Jun 28, 2022
  • circt Public

    Forked from llvm/circt

    Circuit IR Compilers and Tools

    C++ 1 Other Updated Apr 2, 2022
  • fft-kernel Public

    64b FFT IP in verilog for FPGA

    Verilog 9 2 Updated Dec 17, 2017
  • 16x16 array MM unit in verilog

    VHDL 4 4 Updated Sep 25, 2017
  • FPGA-tetris Public

    tetris game on FPGA

    Verilog 12 3 Updated Jun 5, 2016
  • MyFloat Public

    16 bit float class in python

    Python 1 Updated Mar 28, 2016
0