8000 jospicant (José Fernando Picó Antolí) · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
View jospicant's full-sized avatar
18 followers · 13 following

Achievements

Achievement: Arctic Code Vault ContributorAchievement: Pull Shark

Achievements

Achievement: Arctic Code Vault ContributorAchievement: Pull Shark

Block or report jospicant

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. PPM-FPGA-to-ASIC-WMX- PPM-FPGA-to-ASIC-WMX- Public

    Creación Decodificador PPM en FPGA para llevarlo a un ASIC ( Gracias a Mattvenn y el grupo de Telegram Wide Maker Xperiencies que me ha motivado a seguir aprendiendo FPGAs )

    AGS Script

  2. FPGA_verilog_WMX FPGA_verilog_WMX Public

    Punto de encuentro para intentar aprender verilog con herramientas opensource como Icestudio

    AGS Script 3 2

  3. FSM_ASMD_Verilog_Icestudio FSM_ASMD_Verilog_Icestudio Public

    Maquinas de estado FSM (Moore,Mealy), ASMD en Verilog y usando Icestudio

    Verilog 4 1

  4. IceStudio IceStudio Public

    Learning Verilog using IceStudio ( Board IceStick )

    AGS Script 11 3

  5. FPGA_PulseIn FPGA_PulseIn Public

    Medir la duración de un pulso de entrada usando "Módulos de Verilog" para el "IceStudio"

    Verilog 1 1

  6. Attiny Attiny Public

    nesC

0