8000 kermit0124 / Starred · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
View kermit0124's full-sized avatar

Block or report kermit0124

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results
SystemVerilog 70 26 Updated Feb 5, 2022

🔥 🔥 🔥 The Open Source Retool, Tooljet and Appsmith Alternative

HTML 1,196 244 Updated Jun 2, 2025

Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核

Batchfile 609 123 Updated Sep 14, 2023

KC SSH PAM is built to streamline the process of user authentication to access Linux systems through SSH with keycloak oidc

Go 92 18 Updated Dec 13, 2024

Verilog library for ASIC and FPGA designers

Verilog 1,293 295 Updated May 8, 2024

Graphviz dot to Verilog Finite State Machine (FSM) generator written in Python

Python 15 5 Updated Feb 3, 2021

Simplified Command Line Interface to Xilinx's Vivado IDE

Python 5 4 Updated Sep 13, 2020

Re-coded Xilinx primitives for Verilator use

Verilog 48 5 Updated Mar 1, 2024

Build a minimal multi-tasking OS kernel for RISC-V from scratch

C 449 78 Updated May 24, 2023

Open Source Javascript Gantt

JavaScript 5,264 1,139 Updated Feb 21, 2025

The flexible backend for all your projects 🐰 Turn your DB into a headless CMS, admin panels, or apps with a custom UI, instant APIs, auth & more.

TypeScript 30,787 4,226 Updated Jun 2, 2025
Python 36 1 Updated Sep 19, 2024

Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.

C 30 12 Updated Oct 25, 2023

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

Assembly 2,492 774 Updated Jun 2, 2025
Verilog 30 15 Updated Apr 1, 2017

SystemVerilog FSM generator

Python 32 8 Updated May 5, 2024

🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

VHDL 1,776 265 Updated Jun 2, 2025

All code found on nandland is here. underconstruction.gif

Verilog 330 73 Updated Aug 21, 2022

DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language

Scala 85 11 Updated May 14, 2025

Collection of IPs based on AMBA (AHB, APB, AXI) protocols

SystemVerilog 19 2 Updated Feb 1, 2017

VS Code in the browser

TypeScript 71,956 5,994 Updated Jun 1, 2025

NocoBase is an extensibility-first, open-source no-code/low-code platform for building business applications and enterprise solutions.

TypeScript 15,749 1,738 Updated Jun 3, 2025

OliveTin gives safe and simple access to predefined shell commands from a web interface.

Go 3,005 90 Updated Jun 1, 2025

FPGA and Digital ASIC Build System

Tcl 74 37 Updated May 17, 2025

Awesome List of resources on Agile Software Development.

1,409 193 Updated Aug 10, 2024

Git Server with CI/CD, Kanban, and Packages. Seamless integration. Unparalleled experience.

Java 14,023 899 Updated Jun 2, 2025
PHP 130 16 Updated Oct 6, 2023

An open-source remote desktop application designed for self-hosting, as an alternative to TeamViewer.

Rust 89,584 12,850 Updated Jun 3, 2025

Pointers and tools for learning and day-to-day practice of engineering management & leadership.

2,388 129 Updated Dec 14, 2024
PreviousNext
0