Tags: kmanev/hdl
Tags
hdl: Zed-AD7768: Wideband fixed bug_2022_R2 (analogdevicesinc#1282) * hdl: Zed-AD7768: Wideband fixed bug In SPI control mode, when not used as GPIO the FILTER pin and when a crystal is used as the clock source, this pin must be set to 1. The START pin must be tied to a logic 1 through a pull-up resistor, when it is not used. Signed-off-by: Ioan-daniel Pop <Pop.Ioan-daniel@analog.com>
ad4858_fmcz: add support for zcu102 The LVDS interface requires digital(delay) tuning by software.
util_do_ram: Fix Rx path for interrupted transfers When capture length is not programmed the DMA will interrupt the transfer once it received all the samples he was set in its descriptor, this case must be handled by resetting the read process and returning an end of transfer (eot) to the data offload control logic.
FMCJESDADC1 hdl reference design for ZCU102 carrier
FMCJESDADC1 hdl reference design for A10SOC carrier
PreviousNext