8000 lvyisu123 / Following · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
View lvyisu123's full-sized avatar

Block or report lvyisu123

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
@ChatDesignVerification
ChatDV ChatDesignVerification
LLM-driven Digital Hardware Design Verification Solution
@sqlmap3
han wang sqlmap3
vimer;Design Verification

other

@rggen
RgGen rggen
Code generation tool for control and status registers
@OpenXiangShan
XiangShan OpenXiangShan
Open-source high-performance RISC-V processor
@vesa-org
VESA vesa-org
Video Electronics Standards Association
@natanbc
Natan natanbc
Program received signal SIGSEGV (fault address 0x41414141)
@freecores
FreeCores freecores
A home for open source hardware cores
@imphil
Philipp Wagner imphil

@fossi-foundation @IBM Augsburg, DE

@LvNA-system
LvNA system LvNA-system
Labeled Architecture System
@PLC2
PLC2 GmbH PLC2
Programmable Logic Competence Center

Freiburg, Germany

@stnolting
stnolting
Roads? Where we're going we don't need roads. - "Doc" Emmett L. Brown

@fraunhofer-ims 🇪🇺 European Union

@riscv
RISC-V riscv
The Open-Standard Instruction Set Architecture

Zurich, CH

@ksco
Yang Liu ksco

@plctlab Earth

@ISRC-CAS
Intelligent Software Research Center ISRC-CAS
Intelligent Software Research Center, Institute of Software, Chinese Academy of Sciences

Beijing

@plctlab
PLCT Lab plctlab
Compilers, Simulators, Runtimes

China

@gem5-gpu
gem5-gpu gem5-gpu
gem5-gpu: A Heterogeneous CPU-GPU Simulator
@The-OpenROAD-Project
The OpenROAD Project The-OpenROAD-Project
OpenROAD seeks to develop and foster an autonomous, 24-hour, open-source layout generation flow (RTL-to-GDS).

United States of America

@jameslzhu
James Zhu jameslzhu
Currently working on embedded device boot security. Recovering Berkeley alum. Useless contributor to @compserv and @ocf.

@NVIDIA San Jose, CA

@Lampro-Mellon
Lampro Mellon Lampro-Mellon
Lampro Mellon imparts and disseminates skills to individuals so as to create expert design engineers ready for the international semiconductor chip market.

Lahore, Pakistan

@hlslibs
HLSLibs hlslibs
Open-Source High-Level Synthesis IP Libraries
@PolyArch
PolyArch PolyArch
PolyArch Research Group
@ZipCPU
Dan Gisselquist ZipCPU

Gisselquist Technology, LLC

@tudortimi
Tudor Timi tudortimi
Verification Engineer by day, Verification Gentleman by night.

Verification Gentleman

@SymbioticEDA
Symbiotic EDA SymbioticEDA
Symbiotic EDA writes open source tools for digital circuit designers to make them more productive.

Vienna

@antmicro
Antmicro antmicro
Antmicro is a software-driven tech company developing open and modern industrial edge and cloud AI systems.
@mramdas
Ramdas M mramdas
-Experienced Verification Engineer, Online teacher -Author of "Cracking Digital VLSI Verification Interview : Interview Success -Quora blogger

Verification Excellence Online

@mit-han-lab
MIT HAN Lab mit-han-lab
Efficient AI Computing. PI: Song Han

MIT

@StanfordAHA
Stanford AHA! Agile Hardware Center StanfordAHA
Making hardware fun again

Stanford University

@openasic-org
OpenASIC openasic-org
Open source hardware (IP) design

OpenASIC China

0