8000 Commits · liangfu/rocket-chip · GitHub

More Web Proxy on the site http://driver.im/

Commits

Commits on Oct 1, 2019

tilelink: fix typo in arithmetic code pretty printing (#2131)
terpstra
authored

Commits on Sep 18, 2019

TLSRAM: only report corrupt for requested ECC blocks (#2116)
terpstra
authored

Commits on Aug 28, 2019

Commits on Aug 27, 2019

BusWrapper: it is ok have a wider bus (#2093)
terpstra
authored

Commits on Aug 12, 2019

TLToAHB: optionally support SPLIT/RETRY responses (#2068)
terpstra
authored

Commits on Aug 9, 2019

GroundTest: restore lines needed for L2 Tracegen tests (#2069)
terpstra
authored

Commits on Aug 7, 2019

Commits on Jul 8, 2019

ToAHB: fix a bug where a non-flow AHB adapter lowers hbusreq (#2023)

terpstra
authored and
hcook
committed

Commits on Jun 13, 2019

AddressAdjuster: support an excluded set of addresses
terpstra
committed

Commits on May 8, 2019

Merge pull request #1931 from freechipsproject/tilelink-user-bits
terpstra
authored

Commits on Apr 22, 2019

tilelink: remove BCE channels completely if unnecessary (#1472)

terpstra
authored and
hcook
committed

Commits on Apr 3, 2019

diplomacy: don't auto-punch ephemeral node wires
terpstra
committed

Commits on Mar 12, 2019

TLSRAM: add support for integrated atomic ALU
terpstra
committed

0