8000 [WireDFT] Add support for wiring optional clock div bypass signal. by dtzSiFive · Pull Request #5219 · llvm/circt · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content

[WireDFT] Add support for wiring optional clock div bypass signal. #5219

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 6 commits into from
May 17, 2023

Conversation

dtzSiFive
Copy link
Contributor

If a signal is annotated as the clock divider bypass signal, wire it to clock gates that have the expected port.

Like test_en wiring the port number is hardcoded, but unlike test_en this ignores the "bypass" port if that port doesn't match the expected bypass port name/dir/type.

Warning is emitted if looks compatible but name doesn't match and bypass signal annotation is found.

@dtzSiFive dtzSiFive requested review from seldridge and youngar May 17, 2023 15:24
Copy link
Member
@seldridge seldridge left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Nice.

It would be nice if the enable and bypass could be wired in one shot. However, that is a larger refactor. Future work? (I'd rather just remove this pass and replace it with a Chisel-side solution, though.)

Per reviewer feedback (and suggested code), thanks!!

Note this tweaks the insertion point for the indexing to
be as early as possible after the value is defined,
to ensure its available (dominates) as much as needed.
Copy link
Member
@youngar youngar left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

🥇

@dtzSiFive dtzSiFive merged commit 6043aa4 into llvm:main May 17, 2023
@dtzSiFive dtzSiFive deleted the feature/wiredft-clk-div-bypass branch May 17, 2023 21:42
dtzSiFive added a commit that referenced this pull request May 17, 2023
…5219)

If a signal is annotated as the clock divider bypass signal, wire it to clock gates that have the expected port.

Like test_en wiring the port number is hardcoded, but unlike test_en this ignores the "bypass" port if that port doesn't match the expected bypass port name/dir/type.

Warning is emitted if looks compatible but name doesn't match and bypass signal annotation is found.
dtzSiFive added a commit that referenced this pull request May 18, 2023
…5219) (#5225)

If a signal is annotated as the clock divider bypass signal, wire it to clock gates that have the expected port.

Like test_en wiring the port number is hardcoded, but unlike test_en this ignores the "bypass" port if that port doesn't match the expected bypass port name/dir/type.

Warning is emitted if looks compatible but name doesn't match and bypass signal annotation is found.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants
0