firtool-1.107.0
·
335 commits
to main
since this release
firtool-1.107.0
seldridge
Schuyler Eldridge
This tag was signed with the committer’s verified signature.
What's Changed
- [Calyx] Unroll Affine ParallelOp to multiple SCF ExecuteRegionOps by @jiahanxie353 in #8248
- [Calyx] Change
calyx.paralleltocalyx.unrollin the test cases by @jiahanxie353 in #8251 - [Calyx] Canonicalize SCF IndexSwitch after AffineParallelUnroll by @jiahanxie353 in #8249
- [Calyx] virtual dtor to properly destruct derived classes by @dtzSiFive in #8252
- [SCFToCalyx] Update the lowering of SCF ParallelOp after AffineParallelUnroll pass by @jiahanxie353 in #8250
- [verif.contract] add sby integration test by @leonardt in #8237
- [Arcilator] Allow running verif.simulation ops by @fabianschuiki in #8233
- Bump LLVM for index CAPI by @maerhart in #8240
- [RTG] Add on_context and context_switch operations by @maerhart in #8150
- [RTG][Elaboration] Add support for context operations by @maerhart in #8151
- [RTG] Custom assembly format for 'rtg.test' operation by @maerhart in #8188
- [RTG] Add interleave_sequences op by @maerhart in #8189
- [RTG][Elaboration] Use malloc instead of IR for virtual registers and labels by @maerhart in #8194
- [RTG][Elaboration] Support interleave_sequences, factor our sequence inlining and label resolution by @maerhart in #8198
- [RTG][InlineSequences] Support interleave_sequences by @maerhart in #8199
- [RTG][CAPI] Expose getter for bag and set element type by @maerhart in #8227
- [PyRTG] Wrapper around SSA values and label support by @maerhart in #8228
- [PyRTG] Support sets by @maerhart in #8229
- [PyRTG] Support integers by @maerhart in #8235
- [PyRTG] Support bags by @maerhart in #8236
- [PyRTG] Support sequences by @maerhart in #8238
- [PyRTG] Support targets and test arguments by @maerhart in #8239
- [RTG] Move immediate type tablegen base to RTG dialect by @maerhart in #8242
- [PyRTG] Add immediates and registers by @maerhart in #8247
- [Verif] Change simulation exit code to success boolean by @fabianschuiki in #8253
- [LLHD][Sig2Reg] Support integer signal aliasing by @maerhart in #8261
- [FIRRTL] Add a folder for
addproperty op by @mtsokol in #8200 - [circt-synth] Load dialects that firtool emits by @uenoku in #8257
- Bump LLVM to 6bfedfa0ba31a8ac8fd7fcfd2d33afaa5eabe0e5. by @mikeurbach in #8264
- [FIRRTL] Add folder for
mulproperty op by @mtsokol in #8222 - [ExportSMTLIB] Implement ExportSMTLIB C API by @Clo91eaf in #8263
- [Calyx] LICM after Affine ParallelOp unrolling by @jiahanxie353 in #8256
- [FlattenMemRef] Flatten MemRef ReshapeOp when its source memory reference is flattened in other passes by @jiahanxie353 in #8265
New Contributors
Full Changelog: firtool-1.106.0...firtool-1.107.0
Contributors
fabianschuiki, mikeurbach, and 7 other contributors