8000 [LA64_DYNAREC] Add SSSE3's mmx ops. by phorcys · Pull Request #2559 · ptitSeb/box64 · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content

[LA64_DYNAREC] Add SSSE3's mmx ops. #2559

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Apr 22, 2025
Merged
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
162 changes: 162 additions & 0 deletions src/dynarec/la64/dynarec_la64_0f.c
10000
Original file line number Diff line number Diff line change
Expand Up @@ -434,6 +434,168 @@ uintptr_t dynarec64_0F(dynarec_la64_t* dyn, uintptr_t addr, uintptr_t ip, int ni
// SSE3
nextop = F8;
switch (nextop) {
case 0x00:
INST_NAME("PSHUFB Gm, Em");
nextop = F8;
GETGM(q0);
GETEM(q1, 0);
v0 = fpu_get_scratch(dyn);
v1 = fpu_get_scratch(dyn);
d0 = fpu_get_scratch(dyn);
VLDI(v0, 0b0000010000111); // broadcast 0b10000111 as byte
VAND_V(v0, v0, q1);
VMINI_BU(v0, v0, 0x1f);
VXOR_V(v1, v1, v1);
VSHUF_B(q0, v1, q0, v0);
break;
case 0x01:
INST_NAME("PHADDW Gm, Em");
nextop = F8;
GETGM(q0);
GETEM(q1, 0);
v0 = fpu_get_scratch(dyn);
v1 = fpu_get_scratch(dyn);
VPICKEV_H(v0, q1, q0);
VPICKOD_H(v1, q1, q0);
VADD_H(q0, v1, v0);
VSHUF4I_W(q0, q0, 0b11011000);
break;
case 0x2:
INST_NAME("PHADDD Gm, Em");
nextop = F8;
GETGM(q0);
GETEM(q1, 0);
v0 = fpu_get_scratch(dyn);
v1 = fpu_get_scratch(dyn);
VPICKEV_W(v0, q1, q0);
VPICKOD_W(v1, q1, q0);
VADD_W(q0, v0, v1);
VSHUF4I_W(q0, q0, 0b11011000);
break;
case 0x03:
INST_NAME("PHADDSW Gm, Em");
nextop = F8;
GETGM(q0);
GETEM(q1, 0);
v0 = fpu_get_scratch(dyn);
v1 = fpu_get_scratch(dyn);
VPICKEV_H(v0, q1, q0);
VPICKOD_H(v1, q1, q0);
VSADD_H(q0, v0, v1);
VSHUF4I_W(q0, q0, 0b11011000);
break;
case 0x04:
INST_NAME("PMADDUBSW Gm,Em");
nextop = F8;
GETGM(q0);
GETEM(q1, 0);
v0 = fpu_get_scratch(dyn);
v1 = fpu_get_scratch(dyn);
VEXT2XV_HU_BU(v0, q0);
VEXT2XV_H_B(v1, q1);
XVMUL_H(v0, v0, v1);
VPICKEV_H(q0, v1, v0);
VPICKOD_H(v0, v1, v0);
VSADD_H(q0, v0, q0);
break;
case 0x05:
INST_NAME("PHSUBW Gm,Em");
nextop = F8;
GETGM(q0);
GETEM(q1, 0);
v0 = fpu_get_scratch(dyn);
v1 = fpu_get_scratch(dyn);
VPICKEV_H(v0, q1, q0);
VPICKOD_H(v1, q1, q0);
VSUB_H(q0, v0, v1);
VSHUF4I_W(q0, q0, 0b11011000);
break;
case 0x06:
INST_NAME("PHSUBD Gm,Em");
nextop = F8;
GETGM(q0);
GETEM(q1, 0);
v0 = fpu_get_scratch(dyn);
v1 = fpu_get_scratch(dyn);
VPICKEV_W(v0, q1, q0);
VPICKOD_W(v1, q1, q0);
VSUB_W(q0, v0, v1);
VSHUF4I_W(q0, q0, 0b11011000);
break;
case 0x07:
INST_NAME("PHSUBSW Gm,Em");
nextop = F8;
GETGM(q0);
GETEM(q1, 0);
v0 = fpu_get_scratch(dyn);
v1 = fpu_get_scratch(dyn);
VPICKEV_H(v0, q1, q0);
VPICKOD_H(v1, q1, q0);
VSSUB_H(q0, v0, v1);
VSHUF4I_W(q0, q0, 0b11011000);
break;
case 0x08:
INST_NAME("PSIGNB Gm,Em");
nextop = F8;
GETGM(q0);
GETEM(q1, 0);
VSIGNCOV_B(q0, q1, q0);
break;
case 0x09:
INST_NAME("PSIGNW Gm,Em");
nextop = F8;
GETGM(q0);
GETEM(q1, 0);
VSIGNCOV_H(q0, q1, q0);
break;
case 0x0A:
INST_NAME("PSIGND Gm,Em");
nextop = F8;
GETGM(q0);
GETEM(q1, 0);
VSIGNCOV_W(q0, q1, q0);
break;
case 0x0B:
INST_NAME("PMULHRSW Gm,Em");
nextop = F8;
GETGM(q0);
GETEM(q1, 0);
v0 = fpu_get_scratch(dyn);
v1 = fpu_get_scratch(dyn);
VEXT2XV_W_H(v0, q0);
VEXT2XV_W_H(v1, q1);
XVMUL_W(v0, v0, v1);
VSRLI_W(v0, v0, 14);
VADDI_WU(v0, v0, 1);
VSRLNI_H_W(q0, v0, 1);
break;
case 0x1C:
INST_NAME("PABSB Gm,Em");
nextop = F8;
GETGM(q0);
GETEM(q1, 0);
v0 = fpu_get_scratch(dyn);
VXOR_V(v0, v0, v0);
VABSD_B(q0, q1, v0);
break;
case 0x1D:
INST_NAME("PABSW Gm,Em");
nextop = F8;
GETGM(q0);
GETEM(q1, 0);
v0 = fpu_get_scratch(dyn);
VXOR_V(v0, v0, v0);
VABSD_H(q0, q1, v0);
break;
case 0x1E:
INST_NAME("PABSD Gm,Em");
nextop = F8;
GETGM(q0);
GETEM(q1, 0);
v0 = fpu_get_scratch(dyn);
VXOR_V(v0, v0, v0);
VABSD_W(q0, q1, v0);
break;
case 0xC8 ... 0xCD:
u8 = nextop;
switch (u8) {
Expand Down
0