🎯
Focusing
👋 Senior Computer Engineering student passionate about technology. Dual degree candidate at Ain Shams University ICHEP / University of East London.
Pinned Loading
-
Distributed-Image-Processing-System-using-Cloud-Computing
Distributed-Image-Processing-System-using-Cloud-Computing PublicForked from MinaMorgan/Distributed-Image-Processing-System-using-Cloud-Computing
Python
-
Automatic-Test-Bench-Generator
Automatic-Test-Bench-Generator PublicTest-Bench Generator that parse Verilog code of the DUT to extract Input Ports, Variables, If Condition Expression, Case Conditions, .... Verilog Module, Input, Output Ports, Registers, Wires, Cont…
C++ 2
-
VHDL-MIPS-CPU-processor
VHDL-MIPS-CPU-processor PublicCPU perform certain instructions: R-type (AND, OR, ADD, SUB, SLT and NOR), I-type (lw, sw, beq, bne) and J instruction.
VHDL
-
-
Pascal_Compiler
Pascal_Compiler PublicForked from silentunicorn249/pascal_compiler
Compiler project for PASCAL
Python
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.