8000 rbride (Ryan Bride) / Starred · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
View rbride's full-sized avatar
👘
Reading Kaguya
👘
Reading Kaguya

Block or report rbride

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Technology dependent cells instantiated in the design for generic process (simulation, FPGA)

SystemVerilog 1 Updated Jul 1, 2023

Dataflow compiler for QNN inference on FPGAs

Python 825 257 Updated May 21, 2025

Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the Host side! Our project roots for Root Complex in 4 ways: 1) …

11 Updated May 14, 2025

Johnson-Nyquist Noise Based Multi-Purpose Hardware Random Number Generator

1 Updated May 22, 2025

Verilog to Routing -- Open Source CAD Flow for FPGA Research

C++ 1,097 414 Updated May 21, 2025

Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.

SystemVerilog 495 131 Updated Feb 12, 2025

Pinnacle API Documentation

134 18 Updated Nov 4, 2024

betfairlightweight - Betfair API-NG python wrapper (with streaming)

Python 461 156 Updated Jan 20, 2025

Unofficial reference for the NHL API endpoints.

376 38 Updated Mar 31, 2025

DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow video controller with alpha-blended layers. Docs & TBs included.

SystemVerilog 78 33 Updated Apr 8, 2024
TeX 1 Updated Jul 5, 2023
Python 2 Updated Apr 5, 2023

A template project for beginning new Chisel work

Shell 639 192 Updated May 20, 2025

Chisel: A Modern Hardware Design Language

Scala 4,272 626 Updated May 21, 2025

Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy

C 370 122 Updated May 12, 2025

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

Assembly 2,476 769 Updated M A22E ay 22, 2025

Build your hardware, easily!

C 3,319 621 Updated May 19, 2025

A Networking Guide for getting started with basic/core network components such as wired and wireless network design, configuration, hardware, protocols, security, backup, recovery, and virtualizat…

Python 72 11 Updated Jan 24, 2022

Fault-tolerant, highly scalable GPU orchestration, and a machine learning framework designed for training models with billions to trillions of parameters

Jupyter Notebook 3,374 570 Updated May 25, 2024

Verilog PCI express components

Verilog 1,294 335 Updated Apr 26, 2024

Xilinx QDMA IP Drivers

C 665 455 Updated Mar 4, 2025

FPGA firmware for Low-CBF

VHDL 4 1 Updated Dec 17, 2019

10Gb Ethernet Switch

C 212 25 Updated Apr 25, 2025

Open source FPGA-based NIC and platform for in-network compute

Verilog 2 1 Updated Oct 17, 2022

AMD Xilinx University Program Embedded tutorial

Verilog 35 11 Updated Feb 18, 2023

Open FPGA Modules

VHDL 23 11 Updated Oct 8, 2024

FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations

SystemVerilog 63 13 Updated May 19, 2025

Open source FPGA-based NIC and platform for in-network compute

Verilog 1,885 451 Updated Jul 5, 2024

HDL libraries and projects

Verilog 1 Updated Nov 15, 2022
VHDL 6 2 Updated May 8, 2025
Next
0