Tags: rivosinc/riscv
Tags
Merge rust-embedded#102 102: Prepare v0.8.0 release r=almindor a=Disasm Co-authored-by: Vadim Kaushan <admin@disasm.info>
Merge rust-embedded#84 84: bump version to v0.7.0 r=Disasm a=almindor Co-authored-by: Ales Katona <ales@katona.me>
Merge rust-embedded#51 51: Fix {S,U}tvec::trap_mode() functions to match Mtvec::trap_mode() r=almindor a=Disasm See also: rust-embedded#50 (comment) Co-authored-by: Vadim Kaushan <admin@disasm.info>
Merge rust-embedded#38 38: Release v0.5.6 r=almindor a=Disasm Co-authored-by: Vadim Kaushan <admin@disasm.info>
Merge rust-embedded#36 36: Release v0.5.5 r=almindor a=Disasm Co-authored-by: Vadim Kaushan <admin@disasm.info>
Merge rust-embedded#31 31: Add more CSRs r=laanwj a=Disasm Co-authored-by: Vadim Kaushan <admin@disasm.info>
Merge rust-embedded#28 28: Add marchid, mhartid and mimpid registers r=laanwj a=Disasm Co-authored-by: Vadim Kaushan <admin@disasm.info>
PreviousNext