8000 sifferman (Ethan Sifferman) / Starred · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
View sifferman's full-sized avatar
🐌
🐌

Highlights

  • Pro

Block or report sifferman

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Example LED blinking project for your FPGA dev board of choice

Tcl 177 74 Updated May 26, 2025

A mini FPGA synthesizer built for the Nexys Video Artix-7 FPGA from Digilent.

SystemVerilog 4 Updated Mar 17, 2025

This project demonstrates a scalable format for Verilog including build scripts, design verification, and synthesis.

Tcl 4 3 Updated May 27, 2025

Semiclassical 2D electron-electron scattering

Julia 2 Updated Jun 13, 2025

Verified visual schematics for all SKY130 Cells

Tcl 9 13 Updated May 22, 2025

lowRISC Style Guides

436 124 Updated Jun 12, 2025

Curriculum for a university course to teach chip design using open source EDA tools

Jupyter Notebook 76 13 Updated Oct 21, 2023

Download the LibreScore app

528 21 Updated Jun 8, 2025

Implementation for MatMul-free LM.

Python 3,009 189 Updated Nov 5, 2024
C++ 5 2 Updated Feb 14, 2023

Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer

Verilog 31 6 Updated Jun 7, 2022

Exploring Wave Pipeline Designs in FPGAs

Scala 5 Updated Apr 19, 2024

SystemVerilog to Verilog conversion

Haskell 638 59 Updated May 18, 2025

Examples of how to Generate Schematics from SystemVerilog Synthesis Tools

Tcl 22 Updated Dec 22, 2023

SystemVerilog synthesis tool

Verilog 196 27 Updated Mar 10, 2025

BibTeX entry generator

TypeScript 197 9 Updated Aug 17, 2024

NES Controller Interface written in Verilog-2005

Verilog 1 Updated Mar 18, 2024

Verilator open-source SystemVerilog simulator and lint system

C++ 2,946 669 Updated Jun 17, 2025

This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board.

SystemVerilog 12 2 Updated Aug 24, 2023

Advanced Architecture Labs with CVA6

SystemVerilog 62 26 Updated Jan 16, 2024

An abstraction library for interfacing EDA tools

Python 695 203 Updated Jun 16, 2025

A Pi emulating a GameBoy sounds cheap. What about an FPGA?

Verilog 493 62 Updated Dec 10, 2022

A (defunct) tool for merging and organizing exported Google Photos backups. Built with React and Electron!

JavaScript 72 2 Updated Sep 20, 2024

Windows Precision Touchpad Driver Implementation for Apple MacBook / Magic Trackpad

C 9,675 612 Updated Jan 7, 2024

Custom 6502 Video Game Console

SystemVerilog 11 Updated Feb 3, 2024

Simple example of how to get started with the Tang Nano with FuseSoC.

Makefile 9 Updated Mar 14, 2022

Solution (and cleanup) for the `cc65` tutorial about creating a custom bare-metal 6502 build target

Assembly 3 Updated Nov 28, 2021

Project Apicula 🐝: bitstream documentation for Gowin FPGAs

Verilog 561 74 Updated Jun 10, 2025
Next
0