8000 somyadashora (Somya Dashora) / Starred · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
View somyadashora's full-sized avatar

Block or report somyadashora

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

RTL data structure

SystemVerilog 49 2 Updated May 22, 2025

A community-maintained Python framework for creating mathematical animations.

Python 31,885 2,242 Updated May 22, 2025

Animation engine for explanatory math videos

Python 77,600 6,694 Updated Mar 20, 2025

Obsidian asciidoc editor plugin

TypeScript 24 1 Updated Mar 30, 2025

A minimal plugin for NeoVim for aligning lines

Lua 169 4 Updated Apr 10, 2024

Neovim Lua plugin to align text interactively. Part of 'mini.nvim' library.

Lua 124 1 Updated May 20, 2025

SystemVerilog Automatic Linter and Formatter Using Verible Tools

Shell 1 1 Updated Jan 12, 2025

Unsupported Nvim releases

162 10 Updated May 22, 2025

A modern Neovim configuration with full battery for Python, Lua, C++, Markdown, LaTeX, and more...

Lua 3,901 562 Updated May 13, 2025

Neovim example configuration. To help you start in your journey

256 20 Updated May 1, 2024

IOMMU IP compliant with the RISC-V IOMMU Specification v1.0

SystemVerilog 93 21 Updated Apr 2, 2025

RISC-V IOMMU Specification

C 116 21 Updated May 12, 2025

Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)

Makefile 267 50 Updated May 20, 2025

This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. and Unpriv. specifications at https://github.com/riscv/riscv…

Makefile 87 22 Updated May 9, 2025

Open-source high-performance RISC-V processor

Scala 6,380 768 Updated May 22, 2025

A massively parallel, high-level programming language

Rust 18,734 462 Updated Feb 23, 2025

A massively parallel, optimal functional runtime in Rust

Cuda 11,010 421 Updated Nov 21, 2024

Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.

905 93 Updated Jan 20, 2025

Documentation developer guide

TeX 103 35 Updated May 20, 2025

Collections of awesome neovim plugins.

17,969 810 Updated May 16, 2025

Interactive roadmaps, guides and other educational content to help developers grow in their careers.

TypeScript 322,211 41,587 Updated May 22, 2025

Learn neovim

182 12 Updated Dec 21, 2023

A hardware component library developed with ROHD.

Dart 93 29 Updated May 22, 2025

Message Signaled Interrupts for RISC-V

Rust 25 4 Updated Sep 15, 2024

The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate releases of the specification on milestones. Further downstr…

TeX 24 11 Updated May 8, 2025

Linux-based partitioning hypervisor

C 1,803 339 Updated May 18, 2024

operating systems three easy pieces by Rezmi

C++ 465 103 Updated Dec 8, 2022

A bare-metal application to test specific features of the risc-v hypervisor extension

C 40 22 Updated Dec 19, 2023

Light-weight Hardware Implementation of CRYSTALS Kyber PQC

VHDL 7 Updated Mar 27, 2020

Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Synopsys® PrimeTime® and DC Ultra™.

Verilog 11 2 Updated Jun 9, 2021
Next
0