8000 usman1515 (Usman Siddique) · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
View usman1515's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report usman1515

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
usman1515/README.md

Usman Siddique

A bit about me

Hi there 👋, I'm Usman Siddique and welcome to my GitHub page. I'm a passionate hardware engineer currently working with FPGA's and digital logic design. Open source is something I really enjoy and am really passionate about, and I'm always trying to sharpen my coding skills. I document my best to share my journey online to support others on theirs and hopefully inspire them along the way.

I'm currently working with an amazing team at the NCT ZITI group at Heidelberg University.

All of my projects are available here.

usman1515

Nerd Corner

  • Arsenal of choice: Fedora + i3 TWM + Tmux + Neovim.
  • Keyboard: Keychron V2 max with Akko Penguin Switches (main keyboard). Currently diving into world of split ergonomic keybaords and trying to migrate to a Totem.

Currently

  • Working on FPGAs using VHDL, Verilog and SystemVerilog.
  • Learning Chisel, Rust, Docker.

usman1515

 usman1515

usman1515

Pinned Loading

  1. merledu/OpenTCAM merledu/OpenTCAM Public

    An open-source Ternary Content Addressable Memory (TCAM) compiler.

    Python 28 11

  2. MacOS_Setup MacOS_Setup Public

    How I setup my MacBook Air M1

    Shell 6 1

  3. UVM_Testbench_ALU UVM_Testbench_ALU Public

    SystemVerilog 1

  4. 100DaysOfRTL 100DaysOfRTL Public

    SystemVerilog 1

0