8000 verylaggg (verylag to verilog) / Starred · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
View verylaggg's full-sized avatar

Block or report verylaggg

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard Verilog VCD/EVCD files and allows their viewing.

C 781 127 Updated May 8, 2025

A Verilog synthesis flow for Minecraft redstone circuits

SystemVerilog 1,207 28 Updated Nov 25, 2020

SERV - The SErial RISC-V CPU

Verilog 1,587 220 Updated May 16, 2025

cocotb: Python-based chip (RTL) verification

Python 1,983 554 Updated May 22, 2025

GPGPU microprocessor architecture

C 2,079 360 Updated Nov 8, 2024

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

Verilog 2,326 306 Updated May 23, 2025

Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2

Verilog 2,720 1,033 Updated Mar 24, 2021

A FPGA friendly 32 bit RISC-V CPU implementation

Assembly 2,769 445 Updated Apr 23, 2025

Verilator open-source SystemVerilog simulator and lint system

C++ 2,898 668 Updated May 23, 2025

Icarus Verilog

C++ 3,049 552 Updated May 12, 2025

Digital logic design tool and simulator

Java 5,776 733 Updated May 22, 2025

帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目

4,647 742 Updated May 15, 2022

A minimal GPU design in Verilog to learn how GPUs work from the ground up

SystemVerilog 8,359 641 Updated Aug 18, 2024
0