8000 windyqiao / Starred · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
View windyqiao's full-sized avatar

Block or report windyqiao

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Verilog AXI stream components for FPGA implementation

Python 812 248 Updated Feb 27, 2025

An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。

Verilog 305 71 Updated Sep 14, 2023

An FPGA-based lightweight CAN bus controller. 基于FPGA的轻量级CAN总线控制器。

Verilog 287 87 Updated Sep 15, 2023

Verilog AXI components for FPGA implementation

Verilog 1,763 491 Updated Feb 27, 2025

Verilog Ethernet components for FPGA implementation

Verilog 2,625 775 Updated Feb 27, 2025

HDL libraries and projects

Verilog 1,690 1,580 Updated Jul 11, 2025

CryoModule-On-Chip Simulation Engine

Python 6 1 Updated Oct 26, 2018

The Antikernel operating system project

Verilog 1 Updated Apr 23, 2020
Verilog 1 Updated Dec 16, 2019

xk265:HEVC/H.265 Video Encoder IP Core (RTL)

Verilog 251 82 Updated Apr 9, 2023
0