8000 yuri-panchul (Yuri Panchul) / Starred · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
View yuri-panchul's full-sized avatar

Organizations

@MIPSfpga

Block or report yuri-panchul

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Code repository of all OpenGL chapters from the book and its accompanying website https://learnopengl.com

C++ 11,668 2,871 Updated Aug 6, 2024

Minimal dumb-terminal emulation program

C 689 131 Updated Oct 27, 2023

The terminal written for its users by its users

C 255 1 AE3A 3 Updated May 4, 2025

A serial device I/O tool

C 2,424 175 Updated May 31, 2025

Gowin EDA macOS fixer

Shell 22 5 Updated Dec 8, 2024
Shell 53 11 Updated May 31, 2025

Академический проект для исследования прироста производительности процессора в зависимости от конфигурации Иерархии Памяти

Makefile 6 3 Updated Oct 14, 2022

NESTang SDRAM controller and usage example for Tang Nano 20K

Verilog 40 8 Updated Oct 19, 2024
Verilog 16 8 Updated Oct 30, 2018

sample VCD files

37 2 Updated Feb 14, 2024

Passive VGA adapter 666 for Raspberry-Pi B+

258 64 Updated May 13, 2017

DUTH RISC-V Microprocessor

SystemVerilog 20 8 Updated Dec 4, 2024

A basic verilog driver for the TM1638 LED and key matrix chip

Verilog 17 2 Updated Dec 22, 2017

Documentation for Chinese ALTERA Cyclone IV EP4CE6 FPGA Development Board

PureBasic 129 51 Updated Nov 1, 2022

iCESugar FPGA Board (base on iCE40UP5k)

Verilog 392 100 Updated Apr 19, 2025

The decompiled Morris Worm source code

C 621 168 Updated Nov 24, 2020
VHDL 2 Updated Feb 18, 2016

Template used to create XLR8Build directory for OpenXLR8 designs

Verilog 9 3 Updated Apr 9, 2024

example project using UDI interface

VHDL 2 2 Updated Jan 26, 2016
0