8000 zelinlu66 / Starred · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
View zelinlu66's full-sized avatar

Block or report zelinlu66

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results
Verilog 10 2 Updated Oct 29, 2023

SCAAML: Side Channel Attacks Assisted with Machine Learning

Python 155 52 Updated Jul 14, 2025

A pure python implementation of ML-DSA (FIPS 204) and CRYSTALS-Dilithium

Python 99 25 Updated Mar 27, 2025

Module-Lattice-based Digital Signature Standard Standard by NIST i.e. FIPS 204

C++ 49 7 Updated Jun 26, 2025

Latex code for making neural networks diagrams

TeX 23,661 2,988 Updated Aug 21, 2023

Distributed computed training fo Generative Adversarial Neural Networks

Python 2 1 Updated Jan 6, 2022

MPI Parallel framework for training deep learning models built in Theano

Python 54 21 Updated Aug 12, 2017

[AAAI 2018] "Towards distributed coevolutionary GANs" by Abdullah Al-Dujaili, Tom Schmiedlechner, Erik Hemberg, Una-May O'Reilly

Python 35 11 Updated Nov 23, 2023

High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.

Verilog 59 18 Updated Nov 30, 2022

The source code for generating edge points proposed in publication titled as "AID: Attesting the Integrity of DNNs"

Python 2 Updated Apr 22, 2022
Python 10 3 Updated Dec 30, 2022
Jupyter Notebook 517 84 Updated Jul 4, 2025

WaNet - Imperceptible Warping-based Backdoor Attack (ICLR 2021)

Python 126 20 Updated Nov 11, 2024

Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

SystemVerilog 1,584 625 Updated Jul 2, 2025

AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made in the signal declaration section of an RTL module, generat…

Python 85 26 Updated Mar 29, 2024

SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows

Python 461 83 Updated Jul 9, 2025

This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no cluster.

SystemVerilog 432 183 Updated May 15, 2025

The OpenPiton Platform

Assembly 717 242 Updated May 20, 2025

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

Assembly 2,544 806 Updated Jul 8, 2025

Library and tools for the TSL specification format

Haskell 8 5 Updated May 23, 2025

Libraries useful for Dafny programs

Dafny 45 25 Updated May 12, 2025

♏ 一款浏览器端的 Markdown 编辑器,支持所见即所得(富文本)、即时渲染(类似 Typora)和分屏预览模式。An In-browser Markdown editor, support WYSIWYG (Rich Text), Instant Rendering (Typora-like) and Split View modes.

TypeScript 9,701 957 Updated Jul 13, 2025

Chisel: A Modern Hardware Design Language

Scala 4,341 632 Updated Jul 12, 2025
SystemVerilog 16 1 Updated Nov 19, 2023

A curated list of academic events on AI Security & Privacy

156 18 Updated Aug 22, 2024

Code and data for 'EMShepherd: Detecting Adversarial Samples via Side-channel Leakage'

Python 2 Updated Feb 28, 2024
Next
0