8000 daxzio repositories · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content

@daxzio Daxzio

Change the repository type filter

All

    Repositories list

    63 repositories

    • spack-packages

      Public
      Spack's community package recipes
      Python
      •
      Apache License 2.0
      •191•0•0•0•Updated Jul 17, 2025Jul 17, 2025

    • spack

      Public
      A flexible package manager that supports multiple versions, configurations, platforms, and compilers.
      Python
      •
      Apache License 2.0
      •2.4k•0•0•0•Updated Jul 16, 2025Jul 16, 2025

    • PeakRDL-regblock

      Public
      Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
      Python
      •
      GNU General Public License v3.0
      •49•0•0•0•Updated Jul 16, 2025Jul 16, 2025

    • cocotbext-ahb

      Public
      Cocotb AHB Extension - AHB VIP
      Python
      •
      MIT License
      •9•0•0•0•Updated Jul 16, 2025Jul 16, 2025

    • riscv-gnu-toolchain

      Public
      GNU toolchain for RISC-V, including GCC
      C
      •
      Other
      •1.3k•0•0•0•Updated Jul 16, 2025Jul 16, 2025

    • yosys

      Public
      Yosys Open SYnthesis Suite
      C++
      •
      ISC License
      •973•0•0•0•Updated Jul 16, 2025Jul 16, 2025

    • cocotb

      Public
      cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
      Python
      •
      BSD 3-Clause "New" or "Revised" License
      •564•0•0•0•Updated Jul 14, 2025Jul 14, 2025

    • sby

      Public
      SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
      Python
      •
      Other
      •83•0•0•0•Updated Jul 8, 2025Jul 8, 2025

    • cocotbext-apb

      Public
      Verilog
      •1•3•0•0•Updated Jul 6, 2025Jul 6, 2025

    • XilinxUnisimLibrary

      Public
      Verilog
      •
      Apache License 2.0
      •25•0•0•0•Updated Jul 5, 2025Jul 5, 2025

    • cocotbext-jtag

      Public
      Verilog
      •1•3•0•0•Updated Jul 4, 2025Jul 4, 2025

    • VexRiscv

      Public
      A FPGA friendly 32 bit RISC-V CPU implementation
      Assembly
      •
      MIT License
      •459•0•0•0•Updated Jul 4, 2025Jul 4, 2025

    • grlib-gpl-mirror

      Public
      Git mirror of Gaisler's GRLIB/LEON3/LEON5/NOELV releases
      VHDL
      •8•0•0•0•Updated Jul 4, 2025Jul 4, 2025

    • ast-comments

      Public
      Extension to the built-in ast module. Finds comments in source code and adds them to the parsed tree.
      Python
      •
      MIT License
      •10•0•0•0•Updated Jun 29, 2025Jun 29, 2025

    • pyfpga

      Public
      A Python package to use FPGA development tools programmatically.
      Python
      •
      GNU General Public License v3.0
      •15•0•0•0•Updated Jun 19, 2025Jun 19, 2025

    • riscv-openocd

      Public
      < 10000 div class="Description-module__container--b3n6F">Fork of OpenOCD that has RISC-V support
      C
      •
      Other
      •354•0•0•0•Updated Jun 18, 2025Jun 18, 2025

  • axi_mem2p

    Public
    Verilog
    •0•0•0•0•Updated Jun 17, 2025Jun 17, 2025

  • verilog-uart

    Public
    Verilog UART
    Verilog
    •
    MIT License
    •140•0•0•0•Updated Jun 17, 2025Jun 17, 2025

  • cocotbext-dvi

    Public
    Verilog
    •
    MIT License
    •0•0•0•0•Updated Jun 17, 2025Jun 17, 2025

  • cocotbext-uart

    Public
    UART models for cocotb
    Python
    •
    MIT License
    •22•0•0•0•Updated Jun 11, 2025Jun 11, 2025

  • systemrdl-compiler

    Public
    SystemRDL 2.0 language compiler front-end
    C++
    •
    MIT License
    •74•0•0•0•Updated Jun 9, 2025Jun 9, 2025

  • Cores-VeeR-EL2

    Public
    VeeR EL2 Core
    SystemVerilog
    •
    Apache License 2.0
    •88•0•0•0•Updated Jun 3, 2025Jun 3, 2025

  • PeakRDL

    Public
    Control and status register code generator toolchain
    Python
    •
    GNU Lesser General Public License v3.0
    •29•0•0•0•Updated May 23, 2025May 23, 2025

  • FlooNoC

    Public
    A Fast, Low-Overhead On-chip Network
    SystemVerilog
    •
    Apache License 2.0
    •40•0•0•0•Updated May 19, 2025May 19, 2025

  • cocotbext-i2c

    Public
    I2C models for cocotb
    Python
    •
    MIT License
    •15•0•0•0•Updated Apr 22, 2025Apr 22, 2025

  • cocotbext-spi

    Public
    Python
    •
    MIT License
    •13•0•0•0•Updated Apr 19, 2025Apr 19, 2025

  • myhdl

    Public
    The MyHDL development repository
    Python
    •
    GNU Lesser General Public License v2.1
    •252•0•0•0•Updated Apr 10, 2025Apr 10, 2025

  • qspiflash

    Public
    0•0•0•0•Updated Mar 25, 2025Mar 25, 2025

  • verilog-axis

    Public
    Verilog AXI stream components for FPGA implementation
    Python
    •
    MIT License
    •248•0•0•0•Updated Feb 28, 2025Feb 28, 2025

  • verilog-i2c

    Public
    Verilog I2C interface for FPGA implementation
    Verilog
    •
    MIT License
    •184•0•0•0•Updated Feb 28, 2025Feb 28, 2025
    • 0