-
UHDM Public
Forked from chipsalliance/UHDMUniversal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format …
C++ Apache License 2.0 UpdatedMay 12, 2025 -
-
-
riscv-dv Public
Forked from chipsalliance/riscv-dvSystemVerilog Apache License 2.0 UpdatedApr 9, 2025 -
OpenSTA Public
Forked from parallaxsw/OpenSTAC++ GNU General Public License v3.0 UpdatedFeb 4, 2025 -
yosys-f4pga-plugins Public
Forked from chipsalliance/yosys-f4pga-pluginsPlugins for Yosys developed as part of the F4PGA project.
Verilog Apache License 2.0 UpdatedJan 8, 2025 -
fusesoc-cores Public
Forked from fusesoc/fusesoc-coresFuseSoC standard core library
UpdatedDec 29, 2024 -
synlig Public
Forked from chipsalliance/synligSystemVerilog synthesis tool
Verilog Apache License 2.0 UpdatedNov 26, 2024 -
verilator Public
Forked from verilator/verilatorVerilator open-source SystemVerilog simulator and lint system
C++ GNU Lesser General Public License v3.0 UpdatedNov 16, 2024 -
newlib Public
Forked from bminor/newlibUnofficial mirror of sourceware newlib repository. Updated daily.
C GNU General Public License v2.0 UpdatedNov 4, 2024 -
-
-
woset-workshop.github.io Public
Forked from woset-workshop/woset-workshop.github.ioWorkshop on Open-Source EDA Technology (WOSET)
UpdatedOct 20, 2024 -
opentitan Public
Forked from lowRISC/opentitanOpenTitan: Open source silicon root of trust
SystemVerilog Apache License 2.0 UpdatedOct 11, 2024 -
openpiton Public
Forked from PrincetonUniversity/openpitonThe OpenPiton Platform
-
-
yosys-slang Public
Forked from povik/yosys-slangslang-based frontend for Yosys
C++ ISC License UpdatedJun 12, 2024 -
-
riscv-arch-test Public
Forked from riscv-non-isa/riscv-arch-testAssembly Apache License 2.0 UpdatedJun 3, 2024 -
-
-
bsg_bladerunner Public
Forked from bespoke-silicon-group/bsg_bladerunnerMeta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)
-
bsg_replicant Public
Forked from bespoke-silicon-group/bsg_replicantBespoke Silicon Group AWS EC2 F1 Infrastructure and Interface logic for BSG Manycore
C BSD 3-Clause "New" or "Revised" License UpdatedOct 21, 2023 -
basejump_stl Public
Forked from bespoke-silicon-group/basejump_stlBaseJump STL: A Standard Template Library for SystemVerilog
Verilog Other UpdatedJul 20, 2023 -
ariane Public
Forked from openhwgroup/cva6Ariane is a 6-stage RISC-V CPU capable of booting Linux
C++ Other UpdatedJun 19, 2023 -
skywater-pdk-libs-sky130_fd_sc_hd Public
Forked from google/skywater-pdk-libs-sky130_fd_sc_hd"High density" digital standard cells for SKY130 provided by SkyWater.
Verilog Apache License 2.0 UpdatedFeb 22, 2023 -
axi Public
Forked from pulp-platform/axiAXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
SystemVerilog Other UpdatedFeb 10, 2023 -
fossi-foundation.github.io Public
Forked from fossi-foundation/fossi-foundation.github.ioFOSSi Foundation Website
HTML UpdatedFeb 7, 2023 -
riscv-gcc Public
Forked from bespoke-silicon-group/riscv-gccC GNU General Public License v2.0 UpdatedJan 5, 2023 -
{{ message }}