8000 ricted98 (Riccardo Tedeschi) · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
View ricted98's full-sized avatar
  • PULP Platform

Block or report ricted98

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. ace ace Public

    Forked from pulp-platform/ace

    SystemVerilog 1

  2. Learn_Bluespec_and_RISCV_Design Learn_Bluespec_and_RISCV_Design Public

    Forked from rsnikhil/Learn_Bluespec_and_RISCV_Design

    Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)

    Verilog 1

  3. ibex-dual-lockstep ibex-dual-lockstep Public

    Forked from pulp-platform/ibex

    Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.

    SystemVerilog

  4. pulp pulp Public

    Forked from pulp-platform/pulp

    This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain accelerated by a PULP cluster with 8 cores.

    SystemVerilog

  5. fault_injection fault_injection Public

    Tcl

  6. CHERI-Litmus CHERI-Litmus Public

    Forked from pulp-platform/CHERI-Litmus

    A tool to run litmus tests on bare-metal hardware

    C

0