altera-de1

Star

Here are 13 public repositories matching this topic...

Bennyaw / SimpleProcessor_Verilog

Star

A simple processor designed using Verilog and Altera DE1 development board.

simple modelsim verilog-hdl quartus processor-design altera-de1

Updated Apr 22, 2020
Verilog

chkrr00k / sram-controller

Star

A simple sram controller and test for the altera DE1 FPGA board

vhdl sram vhdl-modules altera-fpga vhdl-coursework sram-controller vhdl-sram altera-de1 terasic-de1

Updated Apr 2, 2019
VHDL

EngineerMichael / ModelSim-Altera-Project-Electronics-

Star

⎔ Using the program ModelSim-Altera, to execute a Synchronous Counter with Asynchronous and Synchronous Reset project by implementing a 2 Bit, 4 Bit, 6 Bit, and 11 Bit for counters by using VHDL code.

modelsim vhdl-code altera-fpga altera-de1 altera-quartus synchronous-counter

Updated Feb 24, 2025

Nativu5 / DE1-SoC-MyPlayer

Star

A Music Player on DE1-SoC Board.

fpga cyclone-v altera-de1

Updated Feb 22, 2022
C

ismailfaruk / ECSE324--Computer-Organization

Star

Academic projects created using Assembly, in the Intel FPGA Monitor Program, for the laboratory work done while attending the McGill Course ECSE 324 Computer Organization

c timer synthesizer fpga-soc interrupt computer-organization timer-clock vga-driver assembly-x86 ps2-keyboard-interface altera-de1 arm-cortex-a9

Updated Jan 3, 2022
Assembly

Chrisdeleon91 / Altera-DE1-VGA-Interface

Star

Integrated and programmed a VGA Interface using the Altera DE1 to output in synchronization with a custom programmed finite-state machine.

fsm vhdl intel finite-state-machine quartus-prime vga-driver vga-controller altera-fpga vhdl-coursework quartus2 altera-de1

Updated Feb 7, 2023
VHDL

pedro-javierf / AlteraDE1pinfiles

Star

Pin file in .qsf format for Altera DE1 FPGA

fpga intel archive altera preservation fpa altera-de1 altera-de1-fpga qsf-format pin-file

Updated Dec 18, 2023
Tcl

jxwleong / altera-de1-processor

Star

Synthesize a general purpose microprocessor (GPM) using verilog hdl code on Altera DE1 development board. The processor was used to find the greatest common divisor (GCD) between two integers.

fpga verilog gcd processors cocotb-testing altera-de1