synthesizable

Here are 4 public repositories matching this topic...

Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats

simulation verilog vcs synthesis vivado systemverilog fixed-point floating-point icarus-verilog iverilog icarus verilator xrun synthesizable xcelium irun ncsim

Automatic generation of real number models from analog circuits

python generator simulation analog model synthesis rnm mixed-signal ams synthesizable analog-circuits real-number-modeling

An FPGA implementation of Cummings' Asynchronous FIFO

A hardware implementation of component labeling

Add a description, image, and links to the synthesizable topic page so that developers can more easily learn about it.

To associate your repository with the synthesizable topic, visit your repo's landing page and select "manage topics."