- 👋 Hi, I’m @yyh-sjtu
- 👀 I’m interested in EDA field including formal verification, LLM aided design, AI aided logic synthesis and verification, and computer architecture.
- 📫 How to reach me: zyheesjtu@sjtu.edu.cn
- My web page: https://yyh-sjtu.github.io
Shanghai Jiao Tong University in Electronic Engineering
-
Shanghai Jiao Tong University
- Shanghai, China
-
23:32
(UTC -12:00) - yyh-sjtu.github.io
- https://orcid.org/0000-0002-5158-7417
Popular repositories Loading
-
-
-
-
yyh-sjtu.github.io
yyh-sjtu.github.io Public templateForked from academicpages/academicpages.github.io
Github Pages template for academic personal websites, forked from mmistakes/minimal-mistakes
JavaScript 1
-
Verilog_utils
Verilog_utils PublicA simple pre-process program including comment erasing, top module extract, clk extract, verilog code extract
Python 1
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.