8000 stnolting / Starred · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
View stnolting's full-sized avatar
🦸‍♂️
just your average ordinary everyday superhero
🦸‍♂️
just your average ordinary everyday superhero

Block or report stnolting

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

Showing results

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

VHDL 476 66 Updated Jan 5, 2019

Google TPU rebuilt in SystemVerilog: Anatomy of a powerhouse

SystemVerilog 15 Updated Jun 10, 2025

(a)ctivation (f)unction(s) acc(elerator)

VHDL 2 Updated Jun 9, 2025

RISC-V core in VHDL

VHDL 1 Updated Jun 2, 2025

An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one

VHDL 49 Updated Jun 6, 2025

Simple example to run Efinix P&R tools from the command line

Python 2 Updated Jun 2, 2025

Tightly Coupled Bus, low complexity, high performance system bus.

SystemVerilog 5 Updated Jun 9, 2025

Project Peppercorn - GateMate FPGA Bitstream Documentation

Python 22 2 Updated Jun 15, 2025

32-bit wishbone controller for 16-bit wide data PSRAM/SRAM

VHDL 1 Updated May 21, 2025
VHDL 4 1 Updated May 27, 2025

Inference Llama 2 in one file of pure C

C 18,462 2,275 Updated Aug 6, 2024

Waveform Viewer Extension for VScode

TypeScript 196 7 Updated Jun 14, 2025

RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).

SystemVerilog 18 4 Updated Jun 14, 2025
VHDL 1 Updated May 14, 2025

Development and integration of a comprehensive open-source ecosystem for the design of complex RISC-V System-on-Chip (SoC) architectures, featuring support for embedded FPGA technologies.

6 Updated May 15, 2025

IP Core Library - Published and maintained by the Open Source VHDL Group

VHDL 14 1 Updated Jun 11, 2025

Open-source high performance AXI4-based HyperRAM memory controller

Verilog 75 18 Updated Oct 6, 2022

Fully functional SpaceWire router. Implemented in VHDL and under continuous development. See manual. Repository also contains a UART-SpaceWire adapter and several implementation files including con…

VHDL 8 1 Updated Mar 14, 2025

Woodpecker is a simple, yet powerful CI/CD engine with great extensibility.

Go 5,150 426 Updated Jun 15, 2025

Support for writing Rust on NEORV32. (WIP)

Linker Script 3 Updated Jun 1, 2025

Command & Conquer: Remastered Collection

C++ 21,118 5,396 Updated Jan 16, 2025

Command and Conquer Tiberian Dawn

C++ 1,691 582 Updated Feb 27, 2025

NeoRV32 for the Tang Nano 20k with OSS Toolchain

VHDL 2 Updated Mar 9, 2025

Creates a Zephyr Devicetree file from an ARM CMSIS-SVD file

Python 6 2 Updated Apr 13, 2023

RAVA: an Open Hardware True Random Number Generator based on Avalanche Noise

73 3 Updated Feb 3, 2024

Run compilers interactively from your web browser and interact with the assembly

TypeScript 17,627 1,886 Updated Jun 15, 2025

The RTOS components for the CHERIoT research platform

C++ 2 Updated Feb 13, 2025

Zwölf Microcontroller Platform

C 6 Updated May 8, 2025

Ada-based Hardware Abstraction Layer for the neorv32 SoC

Ada 4 1 Updated Mar 21, 2025
Next
0